

# REF Schematic for RK3568

## Main Functions Introduction

- 1)PMIC: RK809-5+DiscretePower
- 2)RAM: DDR4 2x16Bit-----Default  
Option:LPDDR4/4x 1X32bit(200ball)  
Option:DDR3 4x16bit  
Option:DDR3 4x16bit+2x16bit ECC  
Option:DDR4 2x16bit+1x16bit ECC  
Option:LPDDR3 1x32bit(178ball)  
Option:DDR4 4x16bit
- 3)ROM: eMMC-----Default  
Option:Nand Flash  
Option:SPI Flash
- 4)Support:1 x Micro SD Card3.0
- 5)Support:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2 -----Default  
Option:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)  
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2  
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)  
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2  
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)  
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2  
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
- 6)Support:1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
- 7)Support:4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function -----Option
- 8)Support:2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default  
Option:1 x 2Lanes PCIe3.0 Connector (RC Mode)  
Option:1 x 2Lanes PCIe3.0 Connector (EP Mode)
- 9)Support:1 x HDMI2.0 TX
- 10)Support:1 x LCM MIPI DSI TX0 -----Default  
Option:1 x LCM MIPI DSI TX1  
Option:1 x LCM LVDS TX  
Option:1 x LCM Dual MIPI DSI TX  
Option:1 x LCM eDP TX
- 11)Support:1 x VGA OUT -----Default
- 12)Support:1 x 4Lanes Camera MIPI CSI RX -----Default  
Option:2 x 2Lanes Camera MIPI CSI RX  
Option:1 x HDMI1.4 RX(HDMI to MIPI CSI)
- 13)Support:a/b/g/n/ac 2X2 SDIO WIFI5+BT5.0+PCM -----Default  
Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM  
Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
- 14)Support:1 x 10/100/1000M Ethernet(RGMII1\_M1) -----Default  
Option:1 x 10/100/1000M Ethernet(RGMII0) or 1 x 10/100M Ethernet(RMII0)  
Option:1 x 10/100/1000M PCIe Ethernet Card or 2 x 10/100/1000 Ethernet(QSGMII) or 1 x 10/100/1000 Ethernet(SGMII)
- 15)Support:1 x Headphone output -----Default
- 16)Support:1 x ECM MIC + 1 x Speaker out -----Default  
Option:4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback  
Option:4 x MEMS MIC + 2 x Speaker out + Loopback
- 17)Support:1 x IR Receiver -----Default
- 18)Support:Array Key (MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 19)Support:3 x UART + 1 x RS485 + 1 x CAN FD (Option)
- 20)Support:Debug UART and ARM JTAG

# Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence	Default
Page 7	06.IO Power Domain Map	Default
Page 8	07.UART Map/GMAC0/1 Path Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR PHY	Default
Page 13	12.RK3568_OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIE/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568_VO Interface_2	Default
Page 20	19.RK3568_Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3_4X16+ECC_2X16_96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIE_2T2R + UART	Option
Page 51	65.Ethernet-FEPHY_RMII0	Option
Page 52	67.Ethernet-GEPHY_RGMII0	Option
Page 53	68.Ethernet-GEPHY_RGMII1_M1	Default

Page 54	69.Ethernet-PCIE Ethernet	Option
Page 55	70.Audio-Headphone Port	Default
Page 56	71.Audio-SingleMic+RK809_SPK	Default
Page 57	72.Audio-MicArray+RK809_SPK	Option
Page 58	74.Audio-MicArray+EXT_Dual_SPK	Option
Page 59	82.SATA-SATA3.0 Slot_7P	Default
Page 60	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 61	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 62	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 63	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 64	87.MiniPCIE2.0 Slot_With 4G Fun	Option
Page 65	88.Ethernet-GEPHY_SGMII	Option
Page 66	89.Ethernet-GEPHY_QSGMII	Option
Page 67	90.IR Receiver	Default
Page 68	91.Debug UART	Default
Page 69	92.KEY Array/SARADC	Default
Page 70	93.LED/HW_ID/BOM_ID	Default
Page 71	95.UART/RS485/CAN Port	Default
Page 72	99.Mark/Hole/Heatsink	Default
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

## Generate Bill of Materials

### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

### Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

## Notes

#### NOTE 1:

##### Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

#### NOTE 2:

Please use our recommended components to avoid too many changes.  
For more informations about the second source,please refer to our AVL.




Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH		
File:	01.Index and Notes		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangz	Reviewed by:	Default
		Sheet:	2 of 72

# Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2021-02-04	Zhangdz	1:Revision preliminary version	
V1.1	2021-06-11	Zhangdz	1:Change content Please Refer to: RK3568_AIoT_REF_SCH_V11_20210611_Modify_Notes	

### ***RK3568 Ref Block Diagram(Default configuration)***




**Rockchip Confidential**

## Default Power Diagram



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DD84)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (DD1 and DD4, DD4, DD4)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

# IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware,namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCC_1V8	1.8V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_1V8	1.8V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID


## Notes

- [1]:When VCCIO2 voltage is connected to 1.8V, FLASH\_VOL\_SEL must be high  
When VCCIO2 voltage is connected to 3.3V, FLASH\_VOL\_SEL must be low  
If VCCIO2 power supply voltage and FLASH\_VOL\_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.
- [2]:When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.  
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;  
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.  
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]:When VCCIO3 IO domain is assigned as SD card function,:  
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.  
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.  
When VCCIO3 IO domain is assigned as other function,:  
Such as uart5 and uart6, then note [2] should be followed





Default UART Map

RK3568



GMAC0/1 Path Map

Rockchip Confidential



It is suitable for other interfaces




# Default I2C Map

## Note:

M0 M1 M2 indicates that the same function is multiplexed to different IO. When selecting, only M0 or M1 or M2 can be selected  
eg:  
Not supported I2C1\_SCL\_M0 and I2C1\_SDA\_M1 combination


## RK3568




Rockchip Confidential

Project: RK3568_AIoT_REF_SCH		Rockchip Electronics Co., Ltd	
File: 08.I2C Bus Map			
Date: Wednesday, June 16, 2021	Rev: V1.1		
Designed by: Zhangbz	Reviewed by: Default	Sheet: 9	of 72


## MULTI\_PHY0/1/2 Path Map




## VOP Path Map



## USB3.0 OTG0




## USB3.0 HOST1




## PCIE3.0 PHY

Option1	PCIE3.0 x2Lane	PCIE30_REFCLK (RC/EP:input)	PCIE30_TX0 PCIE30_RX0 PCIE30_TX1 PCIE30_RX1	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	RC or EP
Option2	PCIE3.0 x1Lane + PCIE3.0 x1Lane	PCIE30_REFCLK (RC:input)	PCIE30_TX0 PCIE30_RX0 PCIE30_TX1 PCIE30_RX1	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	Only RC
				PCIE30X1_CLKREQn PCIE30X1_WAKEn PCIE30X1_PERSTn PCIE30X1_BUTTONRSTn	Only RC

## PCIE3.0 REFCLK-RC Mode




## PCIE3.0 REFCLK-EP Mode







## PCIE2.1 PHY

MULTI_PHY2	PCIE2.1 x1Lane	PCIE20_REFCLK (RC:output)	PCIE20_TX PCIE20_RX	PCIE20_CLKREQn PCIE20_WAKEn PCIE20_PERSTn PCIE20_BUTTONRSTn	Only RC
------------	----------------	---------------------------	------------------------	--	---------

## PCIE2.1 REFCLK-RC Mode



# RK3568\_ABCDE (Power&Gnd)



Rockchip Confidential

Rockchip Electronics Co., Ltd			
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	10.RK3568_Power/GND		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	11 of 72		

## RK3568\_F (DDR PHY)

	DDR4	LPDDR4	DDR3	LPDDR3
DOR_DQ0_A	P2			
DOR_DQ0_B	P3			
DOR_DQ0_C	P4			
DOR_DQ0_D	P5			
DOR_DQ0_E	P6			
DOR_DQ0_F	P7			
DOR_DQ0_G	P8			
DOR_DQ0_H	P9			
DOR_DQ0_I	P10			
DOR_DQ0_J	P11			
DOR_DQ0_K	P12			
DOR_DQ0_L	P13			
DOR_DQ0_M	P14			
DOR_DQ0_N	P15			
DOR_DQ0_O	P16			
DOR_DQ0_P	P17			
DOR_DQ0_Q	P18			
DOR_DQ0_R	P19			
DOR_DQ0_S	P20			
DOR_DQ0_T	P21			
DOR_DQ0_U	P22			
DOR_DQ0_V	P23			
DOR_DQ0_W	P24			
DOR_DQ0_X	P25			
DOR_DQ0_Y	P26			
DOR_DQ0_Z	P27			
DOR_DQ0_AA	P28			
DOR_DQ0_AB	P29			
DOR_DQ0_AC	P30			
DOR_DQ0_AD	P31			
DOR_DQ0_AE	P32			
DOR_DQ0_AF	P33			
DOR_DQ0_AG	P34			
DOR_DQ0_AH	P35			
DOR_DQ0_AI	P36			
DOR_DQ0_AJ	P37			
DOR_DQ0_AK	P38			
DOR_DQ0_AL	P39			
DOR_DQ0_AM	P40			
DOR_DQ0_AN	P41			
DOR_DQ0_AO	P42			
DOR_DQ0_AP	P43			
DOR_DQ0_AQ	P44			
DOR_DQ0_AR	P45			
DOR_DQ0_AS	P46			
DOR_DQ0_AT	P47			
DOR_DQ0_AU	P48			
DOR_DQ0_AV	P49			
DOR_DQ0_AW	P50			
DOR_DQ0_AX	P51			
DOR_DQ0_AY	P52			
DOR_DQ0_AZ	P53			
DOR_DQ0_BA	P54			
DOR_DQ0_BB	P55			
DOR_DQ0_BC	P56			
DOR_DQ0 BD	P57			
DOR_DQ0_BE	P58			
DOR_DQ0_BF	P59			
DOR_DQ0_BG	P60			
DOR_DQ0_BH	P61			
DOR_DQ0_BI	P62			
DOR_DQ0_BJ	P63			
DOR_DQ0_BK	P64			
DOR_DQ0_BL	P65			
DOR_DQ0_BM	P66			
DOR_DQ0_BN	P67			
DOR_DQ0_BO	P68			
DOR_DQ0_BP	P69			
DOR_DQ0_BQ	P70			
DOR_DQ0_BR	P71			
DOR_DQ0_BS	P72			
DOR_DQ0_BT	P73			
DOR_DQ0_BU	P74			
DOR_DQ0_BV	P75			
DOR_DQ0_BW	P76			
DOR_DQ0_BX	P77			
DOR_DQ0_BY	P78			
DOR_DQ0_BZ	P79			
DOR_DQ0_CA	P80			
DOR_DQ0_CB	P81			
DOR_DQ0_CC	P82			
DOR_DQ0_CD	P83			
DOR_DQ0_CE	P84			
DOR_DQ0_CF	P85			
DOR_DQ0.CG	P86			
DOR_DQ0_CH	P87			
DOR_DQ0_CI	P88			
DOR_DQ0_CJ	P89			
DOR_DQ0_CK	P90			
DOR_DQ0_CL	P91			
DOR_DQ0_CM	P92			
DOR_DQ0_CN	P93			
DOR_DQ0_CO	P94			
DOR_DQ0_CP	P95			
DOR_DQ0_CQ	P96			
DOR_DQ0_CR	P97			
DOR_DQ0_CS	P98			
DOR_DQ0_CT	P99			
DOR_DQ0_CU	P100			
DOR_DQ0_CV	P101			
DOR_DQ0_CW	P102			
DOR_DQ0_CX	P103			
DOR_DQ0_CY	P104			
DOR_DQ0_CZ	P105			
DOR_DQ0_DA	P106			
DOR_DQ0_DB	P107			
DOR_DQ0_DC	P108			
DOR_DQ0_DD	P109			
DOR_DQ0_DE	P110			
DOR_DQ0_DF	P111			
DOR_DQ0_DG	P112			
DOR_DQ0_DH	P113			
DOR_DQ0_DI	P114			
DOR_DQ0_DJ	P115			
DOR_DQ0_DK	P116			
DOR_DQ0_DL	P117			
DOR_DQ0_DM	P118			
DOR_DQ0 DN	P119			
DOR_DQ0_DO	P120			
DOR_DQ0_DP	P121			
DOR_DQ0_DQ	P122			
DOR_DQ0_DR	P123			
DOR_DQ0_DS	P124			
DOR_DQ0_DT	P125			
DOR_DQ0_DU	P126			
DOR_DQ0_DV	P127			
DOR_DQ0_DW	P128			
DOR_DQ0_DX	P129			
DOR_DQ0_DY	P130			
DOR_DQ0_DZ	P131			
DOR_DQ0_EA	P132			
DOR_DQ0_EB	P133			
DOR_DQ0_EC	P134			
DOR_DQ0_ED	P135			
DOR_DQ0_EE	P136			
DOR_DQ0_EF	P137			
DOR_DQ0_EG	P138			
DOR_DQ0_EH	P139			
DOR_DQ0_EI	P140			
DOR_DQ0_EJ	P141			
DOR_DQ0_EK	P142			
DOR_DQ0_EL	P143			
DOR_DQ0_EM	P144			
DOR_DQ0_EN	P145			
DOR_DQ0 EO	P146			
DOR_DQ0_EP	P147			
DOR_DQ0_EQ	P148			
DOR_DQ0_ER	P149			
DOR_DQ0_ES	P150			
DOR_DQ0_ET	P151			
DOR_DQ0_EU	P152			
DOR_DQ0_EV	P153			
DOR_DQ0_EW	P154			
DOR_DQ0_EX	P155			
DOR_DQ0_EY	P156			
DOR_DQ0_EZ	P157			
DOR_DQ0_FA	P158			
DOR_DQ0_FB	P159			
DOR_DQ0_FC	P160			
DOR_DQ0_FD	P161			
DOR_DQ0_FE	P162			
DOR_DQ0_FF	P163			
DOR_DQ0_FG	P164			
DOR_DQ0_FH	P165			
DOR_DQ0_FI	P166			
DOR_DQ0_FJ	P167			
DOR_DQ0_FK	P168			
DOR_DQ0_FL	P169			
DOR_DQ0_FM	P170			
DOR_DQ0 FN	P171			
DOR_DQ0_FO	P172			
DOR_DQ0_FP	P173			
DOR_DQ0_FQ	P174			
DOR_DQ0_FR	P175			
DOR_DQ0_FS	P176			
DOR_DQ0_FT	P177			
DOR_DQ0_FU	P178			
DOR_DQ0_FV	P179			
DOR_DQ0_FW	P180			
DOR_DQ0_FX	P181			
DOR_DQ0_FY	P182			
DOR_DQ0_FZ	P183			
DOR_DQ0_GA	P184			
DOR_DQ0_GB	P185			
DOR_DQ0_GC	P186			
DOR_DQ0 GD	P187			
DOR_DQ0_GE	P188			
DOR_DQ0_GF	P189			
DOR_DQ0_GG	P190			
DOR_DQ0_GH	P191			
DOR_DQ0_GI	P192			
DOR_DQ0_GJ	P193			
DOR_DQ0_GK	P194			
DOR_DQ0_GL	P195			
DOR_DQ0 GM	P196			
DOR_DQ0_GO	P197			
DOR_DQ0_GP	P198			
DOR_DQ0_GQ	P199			
DOR_DQ0_GR	P200			
DOR_DQ0_GS	P201			
DOR_DQ0_GT	P202			
DOR_DQ0_GU	P203			
DOR_DQ0_GV	P204			
DOR_DQ0_GW	P205			
DOR_DQ0_GX	P206			
DOR_DQ0_GY	P207			
DOR_DQ0_GZ	P208			
DOR_DQ0_HA	P209			
DOR_DQ0_HB	P210			
DOR_DQ0_HC	P211			
DOR_DQ0 HD	P212			
DOR_DQ0_HE	P213			
DOR_DQ0_HF	P214			
DOR_DQ0_HG	P215			
DOR_DQ0_HH	P216			
DOR_DQ0_HI	P217			
DOR_DQ0_HJ	P218			
DOR_DQ0_HK	P219			
DOR_DQ0_HL	P220			
DOR_DQ0_HM	P221			
DOR_DQ0 HN	P222			
DOR_DQ0_HO	P223			
DOR_DQ0_HP	P224			
DOR_DQ0_HQ	P225			
DOR_DQ0_HR	P226			
DOR_DQ0_HS	P227			
DOR_DQ0_HT	P228			
DOR_DQ0_HU	P229			
DOR_DQ0_HV	P230			
DOR_DQ0_HW	P231			
DOR_DQ0_HX	P232			
DOR_DQ0_HY	P233			
DOR_DQ0_HZ	P234			
DOR_DQ0_IA	P235			
DOR_DQ0_IB	P236			
DOR_DQ0_IC	P237			
DOR_DQ0 ID	P238			
DOR_DQ0_IE	P239			
DOR_DQ0_IF	P240			
DOR_DQ0_IG	P241			
DOR_DQ0_IH	P242			
DOR_DQ0_II	P243			
DOR_DQ0_IJ	P244			
DOR_DQ0_IK	P245			
DOR_DQ0_IL	P246			
DOR_DQ0 IM	P247			
DOR_DQ0 IO	P248			
DOR_DQ0_IP	P249			
DOR_DQ0_IQ	P250			
DOR_DQ0_IR	P251			
DOR_DQ0_IS	P252			
DOR_DQ0_IT	P253			
DOR_DQ0_IU	P254			
DOR_DQ0_IV	P255			
DOR_DQ0_IW	P256			
DOR_DQ0_IX	P257			
DOR_DQ0_IY	P258			
DOR_DQ0_IZ	P259			
DOR_DQ0_JA	P260			
DOR_DQ0_JB	P261			
DOR_DQ0_JC	P262			
DOR_DQ0 JD	P263			
DOR_DQ0_JE	P264			
DOR_DQ0_JF	P265			
DOR_DQ0_JG	P266			
DOR_DQ0_JH	P267			
DOR_DQ0_JI	P268			
DOR_DQ0_JJ	P269			
DOR_DQ0_JK	P270			
DOR_DQ0_JL	P271			
DOR_DQ0 JM	P272			
DOR_DQ0 JO	P273			
DOR_DQ0_JP	P274			
DOR_DQ0_JQ	P275			
DOR_DQ0_JR	P276			
DOR_DQ0_JS	P277			
DOR_DQ0_JT	P278			
DOR_DQ0_JU	P279			
DOR_DQ0_JV	P280			
DOR_DQ0_JW	P281			
DOR_DQ0_JX	P282			
DOR_DQ0_JY	P283			
DOR_DQ0_JZ	P284			
DOR_DQ0_KA	P285			
DOR_DQ0_KB	P286			
DOR_DQ0_KC	P287			
DOR_DQ0 KD	P288			
DOR_DQ0_KE	P289			
DOR_DQ0_KF	P290			
DOR_DQ0_KG	P291			
DOR_DQ0_KH	P292			
DOR_DQ0_KI	P293			
DOR_DQ0_KJ	P294			
DOR_DQ0_KK	P295			
DOR_DQ0_KL	P296			
DOR_DQ0 KM	P297			
DOR_DQ0 KO	P298			
DOR_DQ0_KP	P299			
DOR_DQ0_KQ	P300			
DOR_DQ0_KR	P301			
DOR_DQ0_KS	P302			
DOR_DQ0_KT	P303			
DOR_DQ0_KU	P304			
DOR_DQ0_KV	P305			
DOR_DQ0_KW	P306			
DOR_DQ0_KX	P307			
DOR_DQ0_KY	P308			
DOR_DQ0_KZ	P309			
DOR_DQ0_LA	P310			
DOR_DQ0_LB	P311			
DOR_DQ0_LC	P312			
DOR_DQ0 LD	P313			
DOR_DQ0_LE	P314			
DOR_DQ0_LF	P315			
DOR_DQ0_LG	P316			
DOR_DQ0_LH	P317			
DOR_DQ0_LI	P318			
DOR_DQ0_LJ	P319			
DOR_DQ0_LK	P320			
DOR_DQ0_LL	P321			
DOR_DQ0 LM	P322			
DOR_DQ0 LO	P323			
DOR_DQ0_LP	P324			
DOR_DQ0_LQ	P325			
DOR_DQ0_LR	P326			
DOR_DQ0_LS	P327			
DOR_DQ0_LT	P328			
DOR_DQ0_LU	P329			
DOR_DQ0_LV	P330			
DOR_DQ0_LW	P331			
DOR_DQ0_LX	P332			
DOR_DQ0_LY	P333			
DOR_DQ0_LZ	P334			
DOR_DQ0_MA	P335			
DOR_DQ0_MB	P336			
DOR_DQ0_MC	P337			
DOR_DQ0 MD	P338			
DOR_DQ0_ME	P339			
DOR_DQ0_MF	P340			
DOR_DQ0_MG	P341			
DOR_DQ0_MH	P342			
DOR_DQ0_MI	P343			
DOR_DQ0_MJ	P344			
DOR_DQ0_MK	P345			
DOR_DQ0_ML	P346			
DOR_DQ0 MM	P347			
DOR_DQ0 MO	P348			
DOR_DQ0_MP	P349			
DOR_DQ0_MQ	P350			

Reset Key Control Path

TSADC\_SHUT Control Path

RK809-5 Control Path

**RK3568**

nPOR

TSADC\_SHUT

**RK809-5**

RESETB

Reset Key

RESETn

2 OR 5% TSADC\_SHUT MO

the load capacitance  
ing to the crystal specification.

U1000G

OSC

XOUT24M

XIN24M

PMUI

Operat

[illegible]

```

CLIK32K_IN      / CLK32K_OUT0    / PCIE30X2_BUTTONSTN      / GPIO0_B0
12200 SCL0      / CAN0_TX_M0      / PCIE30X1_BUTTONSTN      / MCU_UART0_RXD
12250 SDA0      / CAN0_RX_M0      / PCIE20_BUTTONSTN      / MCU_UART0_RXC
12261 SCL1      / CAN0_TX_M0      / PCIE20_BUTTONSTN      / GPIO0_B4
12262 SCL2_M0    / SPI0_CLK_M0      / PCIE20_WAKEN_M0        / PWM1_M1
12263 SDA1_M0    / SPI0_MOST_M0     / PCIE20_PERSIST_M0      / PWM2_M1
12264 SDA2_M0    / CPUA0V           /                          / GPIO0_B7
12265 SDA3_M0    / CPUA0V           /                          / GPIO0_C0
12266 SDA4_M0    / CPUA0V           /                          / GPIO0_C1
12267 IR         / VOP_PWN_M0       / PCIE30X1_WARET_M0      / MCU_UART0_RXD
12268 IR         / VOP_PWN_M0       / PCIE30X1_PERSIST_M0    / MCU_UART0_PERSIST
12269 M0         / SPI0_CS1_M0      / UART0_RXEN             / GPIO0_C4
12270 M0         / SPI0_MISO_M0     / PCIE30X2_WARET_M0      / GPIO0_C5
12271 IR         / SPI0_CS0_M0      / PCIE30X2_PERSIST_M0    / GPIO0_C6
12272 M0         / M0M0_M0          / UART0_TXEN             / GPIO0_C7
12273 M0         / M0M0_M0          /                          / GPIO0_D0
12274 M0         / M0M0_M0          /                          / GPIO0_D1
12275 M0         / M0M0_M0          /                          / GPIO0_D2
12276 M0         / M0M0_M0          /                          / GPIO0_D3
12277 M0         / M0M0_M0          /                          / GPIO0_D4
12278 M0         / M0M0_M0          /                          / GPIO0_D5
12279 M0         / M0M0_M0          /                          / GPIO0_D6
12280 M0         / M0M0_M0          /                          / GPIO0_D7
12281 M0         / M0M0_M0          /                          / GPIO0_D8
12282 M0         / M0M0_M0          /                          / GPIO0_D9
12283 M0         / M0M0_M0          /                          / GPIO0_DA
12284 M0         / M0M0_M0          /                          / GPIO0_DB
12285 M0         / M0M0_M0          /                          / GPIO0_DC
12286 M0         / M0M0_M0          /                          / GPIO0_DD
12287 M0         / M0M0_M0          /                          / GPIO0_DE
12288 M0         / M0M0_M0          /                          / GPIO0_DF
12289 M0         / M0M0_M0          /                          / GPIO0_E0
12290 M0         / M0M0_M0          /                          / GPIO0_E1
12291 M0         / M0M0_M0          /                          / GPIO0_E2
12292 M0         / M0M0_M0          /                          / GPIO0_E3
12293 M0         / M0M0_M0          /                          / GPIO0_E4
12294 M0         / M0M0_M0          /                          / GPIO0_E5
12295 M0         / M0M0_M0          /                          / GPIO0_E6
12296 M0         / M0M0_M0          /                          / GPIO0_E7
12297 M0         / M0M0_M0          /                          / GPIO0_E8
12298 M0         / M0M0_M0          /                          / GPIO0_E9
12299 M0         / M0M0_M0          /                          / GPIO0_EA
12300 M0         / M0M0_M0          /                          / GPIO0_EB
12301 M0         / M0M0_M0          /                          / GPIO0_EC
12302 M0         / M0M0_M0          /                          / GPIO0_ED
12303 M0         / M0M0_M0          /                          / GPIO0_EE
12304 M0         / M0M0_M0          /                          / GPIO0_EF
12305 M0         / M0M0_M0          /                          / GPIO0_F0
12306 M0         / M0M0_M0          /                          / GPIO0_F1
12307 M0         / M0M0_M0          /                          / GPIO0_F2
12308 M0         / M0M0_M0          /                          / GPIO0_F3
12309 M0         / M0M0_M0          /                          / GPIO0_F4
12310 M0         / M0M0_M0          /                          / GPIO0_F5
12311 M0         / M0M0_M0          /                          / GPIO0_F6
12312 M0         / M0M0_M0          /                          / GPIO0_F7
12313 M0         / M0M0_M0          /                          / GPIO0_F8
12314 M0         / M0M0_M0          /                          / GPIO0_F9
12315 M0         / M0M0_M0          /                          / GPIO0_FA
12316 M0         / M0M0_M0          /                          / GPIO0_FB
12317 M0         / M0M0_M0          /                          / GPIO0_FC
12318 M0         / M0M0_M0          /                          / GPIO0_FD
12319 M0         / M0M0_M0          /                          / GPIO0_FE
12320 M0         / M0M0_M0          /                          / GPIO0_FF
12321 M0         / M0M0_M0          /                          / GPIO0_G0
12322 M0         / M0M0_M0          /                          / GPIO0_G1
12323 M0         / M0M0_M0          /                          / GPIO0_G2
12324 M0         / M0M0_M0          /                          / GPIO0_G3
12325 M0         / M0M0_M0          /                          / GPIO0_G4
12326 M0         / M0M0_M0          /                          / GPIO0_G5
12327 M0         / M0M0_M0          /                          / GPIO0_G6
12328 M0         / M0M0_M0          /                          / GPIO0_G7
12329 M0         / M0M0_M0          /                          / GPIO0_G8
12330 M0         / M0M0_M0          /                          / GPIO0_G9
12331 M0         / M0M0_M0          /                          / GPIO0_GA
12332 M0         / M0M0_M0          /                          / GPIO0_GB
12333 M0         / M0M0_M0          /                          / GPIO0_GC
12334 M0         / M0M0_M0          /                          / GPIO0_GD
12335 M0         / M0M0_M0          /                          / GPIO0_GE
12336 M0         / M0M0_M0          /                          / GPIO0_GF
12337 M0         / M0M0_M0          /                          / GPIO0_GG
12338 M0         / M0M0_M0          /                          / GPIO0_GH
12339 M0         / M0M0_M0          /                          / GPIO0_GI
12340 M0         / M0M0_M0          /                          / GPIO0_GJ
12341 M0         / M0M0_M0          /                          / GPIO0_GK
12342 M0         / M0M0_M0          /                          / GPIO0_GL
12343 M0         / M0M0_M0          /                          / GPIO0_GM
12344 M0         / M0M0_M0          /                          / GPIO0_GN
12345 M0         / M0M0_M0          /                          / GPIO0_GO
12346 M0         / M0M0_M0          /                          / GPIO0_GP
12347 M0         / M0M0_M0          /                          / GPIO0_GQ
12348 M0         / M0M0_M0          /                          / GPIO0_GR
12349 M0         / M0M0_M0          /                          / GPIO0_GS
12350 M0         / M0M0_M0          /                          / GPIO0_GT
12351 M0         / M0M0_M0          /                          / GPIO0_GU
12352 M0         / M0M0_M0          /                          / GPIO0_GV
12353 M0         / M0M0_M0          /                          / GPIO0_GW
12354 M0         / M0M0_M0          /                          / GPIO0_GX
12355 M0         / M0M0_M0          /                          / GPIO0_GY
12356 M0         / M0M0_M0          /                          / GPIO0_GZ
12357 M0         / M0M0_M0          /                          / GPIO0_H0
12358 M0         / M0M0_M0          /                          / GPIO0_H1
12359 M0         / M0M0_M0          /                          / GPIO0_H2
12360 M0         / M0M0_M0          /                          / GPIO0_H3
12361 M0         / M0M0_M0          /                          / GPIO0_H4
12362 M0         / M0M0_M0          /                          / GPIO0_H5
12363 M0         / M0M0_M0          /                          / GPIO0_H6
12364 M0         / M0M0_M0          /                          / GPIO0_H7
12365 M0         / M0M0_M0          /                          / GPIO0_H8
12366 M0         / M0M0_M0          /                          / GPIO0_H9
12367 M0         / M0M0_M0          /                          / GPIO0_HA
12368 M0         / M0M0_M0          /                          / GPIO0_HB
12369 M0         / M0M0_M0          /                          / GPIO0_HC
12370 M0         / M0M0_M0          /                          / GPIO0_HD
12371 M0         / M0M0_M0          /                          / GPIO0_HE
12372 M0         / M0M0_M0          /                          / GPIO0_HF
12373 M0         / M0M0_M0          /                          / GPIO0_HG
12374 M0         / M0M0_M0          /                          / GPIO0_HH
12375 M0         / M0M0_M0          /                          / GPIO0_HI
12376 M0         / M0M0_M0          /                          / GPIO0_HJ
12377 M0         / M0M0_M0          /                          / GPIO0_HK
12378 M0         / M0M0_M0          /                          / GPIO0_HL
12379 M0         / M0M0_M0          /                          / GPIO0_HM
12380 M0         / M0M0_M0          /                          / GPIO0_HN
12381 M0         / M0M0_M0          /                          / GPIO0_HO
12382 M0         / M0M0_M0          /                          / GPIO0_HP
12383 M0         / M0M0_M0          /                          / GPIO0_HQ
12384 M0         / M0M0_M0          /                          / GPIO0_HR
12385 M0         / M0M0_M0          /                          / GPIO0_HS
12386 M0         / M0M0_M0          /                          / GPIO0_HT
12387 M0         / M0M0_M0          /                          / GPIO0_HU
12388 M0         / M0M0_M0          /                          / GPIO0_HV
12389 M0         / M0M0_M0          /                          / GPIO0_HW
12390 M0         / M0M0_M0          /                          / GPIO0_HX
12391 M0         / M0M0_M0          /                          / GPIO0_HY
12392 M0         / M0M0_M0          /                          / GPIO0_HZ
12393 M0         / M0M0_M0          /                          / GPIO0_I0
12394 M0         / M0M0_M0          /                          / GPIO0_I1
12395 M0         / M0M0_M0          /                          / GPIO0_I2
12396 M0         / M0M0_M0          /                          / GPIO0_I3
12397 M0         / M0M0_M0          /                          / GPIO0_I4
12398 M0         / M0M0_M0          /                          / GPIO0_I5
12399 M0         / M0M0_M0          /                          / GPIO0_I6
12400 M0         / M0M0_M0          /                          / GPIO0_I7
12401 M0         / M0M0_M0          /                          / GPIO0_I8
12402 M0         / M0M0_M0          /                          / GPIO0_I9
12403 M0         / M0M0_M0          /                          / GPIO0_IA
12404 M0         / M0M0_M0          /                          / GPIO0_IB
12405 M0         / M0M0_M0          /                          / GPIO0_IC
12406 M0         / M0M0_M0          /                          / GPIO0_ID
12407 M0         / M0M0_M0          /                          / GPIO0_IE
12408 M0         / M0M0_M0          /                          / GPIO0_IF
12409 M0         / M0M0_M0          /                          / GPIO0_IG
12410 M0         / M0M0_M0          /                          / GPIO0_IH
12411 M0         / M0M0_M0          /                          / GPIO0_II
12412 M0         / M0M0_M0          /                          / GPIO0_IJ
12413 M0         / M0M0_M0          /                          / GPIO0_IK
12414 M0         / M0M0_M0          /                          / GPIO0_IL
12415 M0         / M0M0_M0          /                          / GPIO0_IM
12416 M0         / M0M0_M0          /                          / GPIO0_IN
12417 M0         / M0M0_M0          /                          / GPIO0_IO
12418 M0         / M0M0_M0          /                          / GPIO0_IP
12419 M0         / M0M0_M0          /                          / GPIO0_IQ
12420 M0         / M0M0_M0          /                          / GPIO0_IR
12421 M0         / M0M0_M0          /                          / GPIO0_IS
12422 M0         / M0M0_M0          /                          / GPIO0_IT
12423 M0         / M0M0_M0          /                          / GPIO0_IU
12424 M0         / M0M0_M0          /                          / GPIO0_IV
12425 M0         / M0M0_M0          /                          / GPIO0_IW
1
```

PMU\_VDD\_LOGIC\_OVS

VCC3V3 PMU

Y20

C1203  
100nF

X3R  
10V

C201

AD23 >>> VWP PWREN0\_H GPIO0\_B0

AF24 >>> I2C0\_SCL\_PMIC

AG21 >>> I2C0\_SDA\_PMIC

AH20 >>> I2C1\_SCL\_TP

AD22 >>> I2C1\_SDA\_TP

AA20 >>> TP\_INT\_L GPIO0\_B5

AH26 >>> RPT\_RST\_L GPIO0\_B6

>>> Working\_LEDEN\_H GPIO0\_B7

AD22 >>> VSA\_RPDIN GPIO0\_C0

AF23 >>> WFT\_PWREN\_H GPIO0\_C1

AG23 >>> PWM3\_IR

AE23 >>> LCD0\_BL\_PWM4

AD21 >>> LCD1\_BL\_PWM5

AG21 >>> GPIO0\_C5

AH20 >>> MG\_PWREN\_H GPIO0\_C6

AH25 >>> LCD0\_PWREN\_H GPIO0\_C7

AC20 >>> UART2\_RX\_M0\_DEBUG

AH24 >>> UART2\_TX\_M0\_DEBUG

**Note:**

*If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!*

*If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormally.*

*The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of PMUIO2 will be damaged!*

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

Option

## RK3568\_I (VCCIO2 Domain)

U1000I

### VCCIO2 Domain

Operating Voltage=1.8V/3.3V


EMMC D0	/	FLASH D0	/	GPIO1 B4 u		
EMMC D1	/	FLASH D1	/	GPIO1 B5 u		
EMMC D2	/	FLASH D2	/	GPIO1 B6 u		
EMMC D3	/	FLASH D3	/	GPIO1 B7 u		
EMMC D4	/	FLASH D4	/	GPIO1 C0 u		
EMMC D5	/	FLASH D5	/	GPIO1 C1 u		
EMMC D6	/	FLASH D6	/	GPIO1 C2 u		
EMMC D7	/	FLASH D7	/	GPIO1 C3 u		
EMMC CMD	/	FLASH WRn	/	GPIO1 C4 u		
EMMC CLKOUT	/	FLASH DQS	/	GPIO1 C5 d		
EMMC DATA STROBE	/	FSPI CS1n	/	FLASH CLE	/	GPIO1 C6 d
EMMC RSTn	/	FSPI D2	/	FLASH WRn	/	GPIO1 C7 d
		FSPI CLK	/	FLASH ALE	/	GPIO1 D0 d
		FSPI D0	/	FLASH RDV	/	GPIO1 D1 u
		FSPI D1	/	FLASH RDN	/	GPIO1 D2 u
		FSPI CS0n	/	FLASH CS0n	/	GPIO1 D3 u
		FSPI D3	/	FLASH CS1n	/	GPIO1 D4 u

Default is determined by Pin  
FLASH VOL\_SEL/GPIO0 A7 u:  
L:VCCIO2 must supply 3.3V  
H:VCCIO2 must supply 1.8V

RK3568

BGA636\_19R00X19R00X1R20


VCCIO2



### Note:

"FLASH\_VOL\_SEL" status and  
VCCIO\_FLASH power supply voltage must match  
otherwise the IO function of VCCIO2 will be abnormally  
or  
the IO of VCCIO2 will be damaged!

When VCCIO2 voltage is connected to 1.8V, FLASH\_VOL\_SEL must be high  
When VCCIO2 voltage is connected to 3.3V, FLASH\_VOL\_SEL must be low  
If VCCIO2 power supply voltage and FLASH\_VOL\_SEL fails to meet the above relationship,  
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.




### Note:

For eMMC or Nand Flash:  
If eMMC D0/FLASH D0=0V at after power on and reset,  
then system will enter into Maskrom mode.

### Layout note:

Test point must be placed on the line, and no branch can be added



### Note:

For SPI Flash:  
If FSPI\_CLK=0V at after power on and reset,  
then system will enter into Maskrom mode.

### Note:

Reserve TestPoint for put the system into Maskrom mode to update the firmware  
When writing mismatched firmware or other conditions result in boot failure,  
use this test point

Except in this case, please use Recovery Key  
Put the system into loader mode to update the firmware

## RK3568\_J (VCCIO3 Domain)

U1000J

### VCCIO3 Domain


Operating Voltage=1.8V/3.3V

SDMMC D0	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D5 u	J25
SDMMC D1	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D6 u	J24
SDMMC D2	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D7 u	H26
SDMMC D3	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D8 u	J23
SDMMC CMD	/ PWM10 M1	/ UART5 RX M0	/ CAN0 TX M1	/ GPIO2 A1 u	H27
SDMMC CLK	/ TEST CLKOUT	/ UART5 TX M0	/ CAN0 RX M1	/ GPIO2 A2 d	H28

RK3568

BGA636\_19R00X19R00X1R20


VCCIO3




### Note:

Caps of between dashed green lines and U1000  
should be placed under the U1000 package

## Default SDMMC0 & JTAG



## UART & CAN & JTAG



Option

### Note:

If VCCIO3 domain power voltage is adjusted,  
the software DTS configuration must be  
updated synchronously,  
otherwise the IO may be damaged!


If the VCCIO3 hardware has been modified to  
1.8V power supply, and the corresponding  
DTS must be modified to 1.8V configuration,  
otherwise the IO function of VCCIO3  
will be abnormally.

The VCCIO3 hardware has been modified to  
3.3V power supply, if the software DTS  
configuration is still 1.8V configuration,  
the IO of VCCIO3 will be damaged!


If a board needs to be compatible  
with two voltage choices,  
recommended to enable BOM\_ID




# RK3568\_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)



# RK3568\_V (USB2.0 HOST)



# RK3568\_W (PCIE3.0 x2)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

QSGMII can choose:  
QSGMII\_TXP\_M0/QSGMII\_TXN\_M0  
QSGMII\_RXP\_M0/QSGMII\_RXN\_M0  
or  
QSGMII\_TXP\_M1/QSGMII\_TXN\_M1  
QSGMII\_RXP\_M1/QSGMII\_RXN\_M1

SGMII can choose:  
SGMII\_TXP\_M0/SGMII\_TXN\_M0  
SGMII\_RXP\_M0/SGMII\_RXN\_M0  
or  
SGMII\_TXP\_M1/SGMII\_TXN\_M1  
SGMII\_RXP\_M1/SGMII\_RXN\_M1

See "07. UART Map/GMAC0/1 Path Map"  
GMAC0/1 Path Map

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	14.RK3568_USB/PCIE/SATA_PHY		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	15 of 72



## RK3568\_K (VCCIO4 Domain)

U1000K

### VCCIO4 Domain

Operating Voltage=1.8V/3.3V

SDMMC1_D0	/ GMAC0_RXD2	/ UART6_RX_M0	/ GPIO2_A3_u	E27	GPIO2_A3
SDMMC1_D1	/ GMAC0_RXD3	/ UART6_TX_M0	/ GPIO2_A4_u	E28	GPIO2_A4
SDMMC1_D2	/ GMAC0_RXD4	/ UART7_RX_M0	/ GPIO2_A5_u	E28	GPIO2_A5
SDMMC1_D3	/ GMAC0_RXD5	/ UART7_TX_M0	/ GPIO2_A6_u	E27	GPIO2_A6
SDMMC1_CMD	/ GMAC0_TXD3	/ UART9_RX_M0	/ GPIO2_A7_u	E28	GPIO2_A7
SDMMC1_CLK	/ GMAC0_TXD4	/ UART9_TX_M0	/ GPIO2_B0_d	D27	GPIO2_B0
SDMMC1_PWRN	/ I2C4_SDA_M1	/ UART8_RTSn_M0	/ CAN2_RX_M1	D26	GPIO2_B1
SDMMC1_SEB	/ I2C4_SCL_M1	/ UART8_CTSn_M0	/ CAN2_TX_M1	E25	GPIO2_B2
GMAC0_TXD0	/ UART1_RX_M0	/ SPI1_MISO_M0	/ GPIO2_B3_u	F28	GPIO2_B3
GMAC0_TXD1	/ UART1_TX_M0	/ SPI1_MOSI_M0	/ GPIO2_B4_u	E27	GPIO2_B4
GMAC0_TXEN	/ UART1_RTSn_M0	/ SPI1_CS1_M0	/ GPIO2_B5_u	E28	GPIO2_B5
GMAC0_RXD0	/ UART1_CTSn_M0	/ SPI1_CS0_M0	/ GPIO2_B6_u	F27	GPIO2_B6
I2S2_SCLK_RX_M0	/ GMAC0_RXD1	/ UART6_RTSn_M0	/ SPI1_MOSI_M0	H25	GPIO2_B7
I2S2_LRCK_RX_M0	/ GMAC0_RXD2	/ UART6_CTSn_M0	/ SPI1_CS0_M0	F24	GPIO2_C0
I2S2_MCLK_RX_M0	/ GMAC0_RXD3	/ UART6_TX_M0	/ SPI2_CLK_M0	G23	GPIO2_C1
I2S2_SCLK_TX_M0	/ GMAC0_MCLKINOUT	/ UART7_CTSn_M0	/ SPI2_MISO_M0	F25	GPIO2_C2
I2S2_LRCK_TX_M0	/ GMAC0_MCLKINOUT	/ UART7_RTSn_M0	/ SPI2_MOSI_M0	H24	GPIO2_C3
I2S2_MCLK_TX_M0	/ GMAC0_MCLKINOUT	/ UART7_TX_M0	/ SPI2_CS1_M0	H23	GPIO2_C4
I2S2_S0T_M0	/ GMAC0_TXEN	/ UART6_TX_M0	/ SPI2_CS1_M0	F26	GPIO2_C5
CLK32K_OUT1	/ UART8_RX_M0	/ SPI1_CS1_M0	/ GPIO2_C6_d	E26	GPIO2_C6

RK3568


BGA636\_19R00X19R00X1R20

**Note:** If VCCIO4 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!  
If the VCCIO4 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO4 will be abnormally.  
The VCCIO4 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO4 will be damaged!

### Default

## WIFI+BT+PCM



GPIO2_A3	>>> SDMMC1_D0
GPIO2_A4	>>> SDMMC1_D1
GPIO2_A5	>>> SDMMC1_D2
GPIO2_A6	>>> SDMMC1_D3
GPIO2_A7	>>> SDMMC1_CMD
GPIO2_B0	>>> SDMMC1_CLK
GPIO2_B1	>>> WIFI_REG_ON_H_GPIO2_B1
GPIO2_B2	>>> WIFI_WAKE_HOST_H_GPIO2_B2
GPIO2_B3	>>> UART1_RX_M0
GPIO2_B4	>>> UART1_TX_M0
GPIO2_B5	>>> UART1_RTSn_M0
GPIO2_B6	>>> UART1_CTSn_M0
GPIO2_B7	>>> BT_REG_ON_H_GPIO2_B7
GPIO2_C0	>>> BT_WAKE_HOST_H_GPIO2_C0
GPIO2_C1	>>> HOST_WAKE_BT_H_GPIO2_C1
GPIO2_C2	>>> SOC_PCM_CLK
GPIO2_C3	>>> SOC_PCM_SYNC
GPIO2_C4	>>> SOC_PCM_OUT
GPIO2_C5	>>> SOC_PCM_IN
GPIO2_C6	>>> CLK32K_OUT1_WIFI



If a board needs to be compatible with two voltage choices, recommended to enable BOM\_ID

Option

## RGMIIO



### Note:

If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground

### Note:

According to the actual choice of mounted Cannot be mounted at the same time Default:1.8V Select the voltage according to the application

RTL8201F/YT8512C only support 3.3V IO VCCIO4 must be changed to 3.3V power supply

## RK3568\_N (VCCIO7 Domain)

U1000N

### VCCIO7 Domain

Operating Voltage=1.8V/3.3V


PWM14_M1	/ SPI3_CLK_M1	/ CAN1_RX_M1	/ PCIE30X2_CLKREQ_M2	/ I2S3_MCLK_M1	/ GPIO4_C2_d	AF8	>>> AG_DISABLE_GPIO4_C2
PWM15_TX_M1	/ SPI3_MOSI_M1	/ CAN1_TX_M1	/ PCIE30X2_WAKEN_M2	/ I2S3_SCLK_M1	/ GPIO4_C3_d	AA11	>>> HDMI_RX_INT_L_GPIO4_C3
EDP_WDTON_M0	/ SPI0_TX_M2	/ SATA2_ACT_LED	/ PCIE30X2_PERRST_M2	/ I2S3_LRCK_M1	/ GPIO4_C4_d	AH7	>>> SATA2_ACT_LED
PWM17_M1	/ SPI1_MISO_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_MCLK_M1	/ GPIO4_C5_d	AD8	>>> GPIO4_C5
PWM18_M1	/ SPI1_CS0_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_SCLK_M1	/ GPIO4_C6_d	AE8	>>> GPIO4_C6
HDMI_TX_SCL	/ I2C5_SCL_M1	/ GPIO4_C7_u	/ GPIO4_C7_u	/ GPIO4_C7_u	/ GPIO4_C7_u	AG8	>>> HDMI_TX_SCL
HDMI_TX_SDA	/ I2C5_SDA_M1	/ GPIO4_D0_u	/ GPIO4_D0_u	/ GPIO4_D0_u	/ GPIO4_D0_u	AG7	>>> HDMI_TX_SDA
HDMI_TX_CBS_M0	/ SPI1_CS1_M1	/ GPIO4_D1_u	/ GPIO4_D1_u	/ GPIO4_D1_u	/ GPIO4_D1_u	AH6	>>> HDMI_TX_CBS_M0
GPIO4_D2_d	/ GPIO4_D2_d	/ GPIO4_D2_d	/ GPIO4_D2_d	/ GPIO4_D2_d	/ GPIO4_D2_d	AB9	>>> HDMI_TX_RST_L_GPIO4_D2

RK3568

BGA636\_19R00X19R00X1R20

### Note:

When use HDMI, HDMITX\_SCL/SDA cannot be shared with other devices



If a board needs to be compatible with two voltage choices, recommended to enable BOM\_ID

### Note:

If VCCIO7 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO7 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO7 will be abnormally.

The VCCIO7 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO7 will be damaged!

### Default

GPIO4_C5	>>> UART9_TX_M1
GPIO4_C6	>>> UART9_RX_M1
GPIO4_C5	>>> SATA1_ACT_LED
GPIO4_C6	>>> SATA0_ACT_LED

Option


## RK3568\_O (SARADC/OTP)

U1000O

### SARADC

Recovery/

SARADC_VIN0	KEY/RECOVERY	C1501	1	2	1nF	X5R 50V
SARADC_VIN1	HW ID	C1502	1	2	1nF	X5R 50V
SARADC_VIN2	HP HOOK	C1503	1	2	1nF	X5R 50V
SARADC_VIN3	BOM ID	C1504	1	2	1nF	X5R 50V
SARADC_VIN4		C1505	1	2	1nF	X5R 50V
SARADC_VIN5		C1506	1	2	1nF	X5R 50V
SARADC_VIN6		C1507	1	2	1nF	X5R 50V
SARADC_VIN7		C1508	1	2	1nF	X5R 50V



RK3568


BGA636\_19R00X19R00X1R20

### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

### Note:

Must be mounted



### Note:

If there is no Key requirement, two test points must be reserved to facilitate firmware update


It is suggested to reserve a Key to facilitate the development debug

If SARADC\_VIN0=0V at after power on and reset, then system will enter into loader mode.

>>> SARADC_VIN0_KEY/RECOVERY
>>> SARADC_VIN1_HW_ID
>>> SARADC_VIN2_HP_HOOK
>>> SARADC_VIN3_BOM_ID
>>> SARADC_VIN4
>>> SARADC_VIN5
>>> SARADC_VIN6
>>> SARADC_VIN7


Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	15.RK3568_SARADC/GPIO		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	16	of 72	

RK3568\_P(MIPI\_CSI\_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568\_M(VCCIO6 Domain)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Note:**  
If VCCIO6 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!  
  
If the VCCIO6 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO6 will be abnormally.  
  
The VCCIO6 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO6 will be damaged!

**Note:**  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REFCLK\_OUT(24MHz)

Attention to the voltage matching

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input  
Support BT656 YCbCr 422 8bit input  
Support RAW 8/10/12bit input  
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling  
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input  
  
BT1120 16bit Mode:  
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7  
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_CRS_DV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<----->	PHYx_MDIO	GMACx_MDIO	<----->	PHYx_MDIO
ETHx_REFCLK0_25M	<----->	PHYx_OSC	ETHx_REFCLK0_25M	<----->	PHYx_OSC
GMACx_MCLKINOUT	<----->	PHYx_CLKOUT1123 (option)	GMACx_MCLKINOUT	<----->	PHYx_TKX
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMB	GPIO	<-----	PHYx_INT/PMB



# RK3568\_L (VCCIO5 Domain)

U1000L

## VCCIO5 Domain


Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

RK3568  
BGA636\_19R00X19R00X1R20

If a board needs to be compatible  
with two voltage choices,  
recommended to enable BOM\_ID

VCCIO5\_1  
VCCIO5\_2



### Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!

### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

### Default PCIe slot

GPIO3 B6 << PCIE20\_PRSTn\_L\_GPIO3\_B6

### Default

GPIO3 B7 << UART3\_TX\_M1  
GPIO3 C0 << UART3\_RX\_M1

### PCIe Ethernet

GPIO3 B6 << PCIE\_ETH\_ISOLATE\_L\_GPIO3\_B6

GPIO3 B7 << GMAC0\_RSTn\_GPIO3\_B7  
GPIO3 C0 << GMAC0\_INT/PMEB\_GPIO3\_C0

### QSGMII/SGMII

GPIO3 C4 << GMAC1\_MDC\_M0  
GPIO3 C5 << GMAC1\_MDIO\_M0

### Default UART7

GPIO3 C4 << UART7\_TX\_M1  
GPIO3 C5 << UART7\_RX\_M1

Rockchip  
瑞芯微电子

Rockchip Electronics Co., Ltd

Project: RK3568\_AIoT\_REF\_SCH

File: 18.RK3568\_VO Interface\_2

Date: Wednesday, June 16, 2021

Rev: V1.1

Designed by: Zhangdz

Reviewed by: Default

Sheet: 19 of 72

# RK3568\_H (VCCIO1 Domain)

U1000H

## VCCIO1 Domain


Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/ UART3 RX M0	/ CAN1 RX M0	/ AUDIOPWM LOUT P	/ ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT N	/ ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT P		/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT N	/ ACODEC DAC DATAL	/ GPIO1 A7 d
I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d
	/ I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d

RK3568

BGA636\_19R00X19R00X1R20

VCCIO1



### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

### Note:

If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.

The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!

**Rockchip Confidential**


**Rockchip**  
瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_REF_SCH		
File:	19.RK3568_Audio Interface		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	20	of	72

# 12V/3A DCIN



**Note:**  
With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe




## VCC3V3\_SYS



## VCC5V0\_SYS



## VCC5V0\_USB



EXT\_EN










I2C0\_SCL\_PMIC  
I2C0\_SDA\_PMIC  
PMIC\_SLEEP\_H  
VDD\_CPU\_COM  
RTCIC\_INT\_L\_GPIO0\_D3  
RTCIC\_32KOUT  
I2C5\_SCL\_M0  
I2C5\_SDA\_M0  
LCD0\_PWREN\_H\_GPIO0\_C7  
LCD1\_PWREN\_H\_GPIO0\_C5

VDD\_CPU



RTC IC --Option

**Note:**  
The power off hold time scheme is required,  
It is recommended to use external RTC IC  
But, it will not support the timing poweron function





According to the actual product assigned to the LCM

# Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)


Note:  
According to the actual choice of mounted  
Cannot be mounted at the same time




Note:  
FLASH\_VOL\_SEL state decided  
to VCCIO2 domain IO driven by default  
Logic=L: 3.3V IO driven  
Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH\_VOL\_SEL must be high  
When VCCIO2 voltage is connected to 3.3V, FLASH\_VOL\_SEL must be low  
If VCCIO2 power supply voltage and FLASH\_VOL\_SEL fails to meet the above relationship,  
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.











# DDR4P416DD6












Rockchip Confidential




# eMMC Flash




## Note:

No need to double layout with Nand Flash, 0R resistor can be omitted



## Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted



EMMC\_B153\_2L @eMMC  
BGA153\_13RX11R5X0R9\_2L

<b>Rockchip</b> 瑞芯微电子 Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	40.Flash-eMMC Flash		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	33 of 72		


# Nand Flash

>>>eMMC\_D0/FLASH\_D0  
>>>eMMC\_D1/FLASH\_D1  
>>>eMMC\_D2/FLASH\_D2  
>>>eMMC\_D3/FLASH\_D3  
>>>eMMC\_D4/FLASH\_D4  
>>>eMMC\_D5/FLASH\_D5  
>>>eMMC\_D6/FLASH\_D6  
>>>eMMC\_D7/FLASH\_D7  
  
>>>eMMC\_CMD/FLASH\_WRn  
  
>>>eMMC\_CLKOUT/FLASH\_DQS  
  
>>>eMMC\_DATA\_STROBE/FLASH\_CLE  
  
>>>eMMC\_RSTn/FSPI\_D2/FLASH\_WPn  
>>>FSPI\_CLK/FLASH\_ALE  
>>>FSPI\_D0/FLASH\_RDY  
>>>FSPI\_D1/FLASH\_RDn  
>>>FSPI\_CS0n/FLASH\_CS0n  
>>>FSPI\_D3/FLASH\_CS1n

eMMC\_DATA\_STROBE/FLASH\_CLE R4100 1 @Nand 2 OR 5% FLASH\_CLE  
R0402  
Place at branch point and eMMC\_DATA\_STROBE Signal  
eMMC\_CLKOUT/FLASH\_DQS R4101 1 @Nand 2 OR 5% FLASH\_DQS  
R0402  
Place at branch point and eMMC\_CLKOUT Signal  
eMMC\_CMD/FLASH\_WRn R4102 1 @Nand 2 OR 5% FLASH\_WRn  
R0402  
Place at branch point and eMMC\_CMD Signal

## Note:

No need to double layout with eMMC, 0R resistor can be omitted




## Note:

If use SLC Nand, This Resistance is DNP

## Note:

If use Toshiba and Sandisk DDR mode, VCCQ1 and VCCQ4 must be connected to VCCIO\_FLASH.


V1.1



## Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

**Rockchip Confidential**





Rockchip Electronics Co., Ltd

瑞芯微电子


Project:		RK3568_AIoT_REF_SCH	
File:		41.Flash-Nand Flash(Optional)	
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:		34 of 72	

MicroSD Card



Close to MicroSD Card

MicroSD Card





瑞芯微电子


Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH						
File:	42.Flash-MicroSD Card						
Date:	Wednesday, June 16, 2021					Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	35 of 72		


# SPI Flash



Support:  
1bit SPI NOR or SPI NAND  
4bit SPI NOR or SPI NAND



**Note:**  
If Flash is compatible, please notice  
when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted  
when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted  
when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	43.Flash-SPI FLASH(Optional)		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 36 of 72









## Camera0 Power supply

## Camera1 Power supply

**Note:**

When the binocular camera is used,  
If separate control is required,  
separate power supply is recommended



**Note:**

Adjust the power on sequence according to the camera model  
eg:GC8034

Power on Sequence

1.8V-->1.2V-->2.8V--->MCLK--->PWDN--->RST

**Rockchip**  
瑞芯微电子

Rockchip Electronics Co., Ltd

Project: RK3568\_AIoT\_REF\_SCH

File: 45.VI-Camera\_Power

Date: Wednesday, June 16, 2021


Designed by: Zhangtz

Rev: V1.1

Reviewed by: Default



Sheet: 37 of 72


Camera0:MIPI\_CSI\_RX 4Lanes



**Note:**  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REFCLK\_OUT (24MHz)

Attention to the voltage matching






瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_REF_SCH				
File:	47.VI-Camera_MIPI_CSI_1x 4Lanes				
Date:	Wednesday, June 16, 2021			Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	38 of 72

## Camera1:MIPI\_CSI\_RX 2Lanes




**Note:**  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REFCLK\_OUT(24MHz)

Attention to the voltage matching






**Note:**  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REFCLK\_OUT(24MHz)

Attention to the voltage matching


 <div style="display: inline-block; vertical-align: middle;">             Rockchip Electronics Co., Ltd              瑞芯微电子         </div>			
Project:	RK3568_AIoT_REF_SCH		
File:	48.VI-Camera_MIPi_CSI_2x2Lanes		
Date:	Wednesday, June 26, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	39 of 72

## HDMI1.4 RX

 $C_j \leq 0.4 \text{ pF}$ 



**Note:**  
RK3568 is in sleep state.  
To support the insertion of  
HDMI RX interrupt wake-up,  
GPIO needs to be assigned to  
PMUIO0 or PMUIO1 or PMUIO2 domain

```
HDMIRX_DET_L--->SOC---->SOC I2C--->RK628D--->HDMI_RX_HPDPDOUT
HDMIRX_DET_L=Low ---> HDMI_RX_HPDPDOUT=High
```



ration:



I2C_SEL	I2C_ADDR
0	7'b1010000
1	7'b1010001



**Description:**







! LVDS/MIPI/GVI Signal relationship:


Port	Pin	LVDS Mode	MIPI DSI TX Mode	GV1 Mode	GV0 DSI TX	GV1 DSI TX
Port0	F1	LVDS0_DP0	DSI0_DP0	GV1_DP0	GV0_DP0	GV1_DP0
	F2	LVDS0_DP1	DSI0_DP1	GV1_DP1	GV0_DP1	GV1_DP1
	F3	LVDS0_DP2	DSI0_DP2	GV1_DP2	GV0_DP2	GV1_DP2
	F4	LVDS0_DP3	DSI0_DP3	GV1_DP3	GV0_DP3	GV1_DP3
	F5	LVDS0_CLK0	DSI0_CLK0	GV1_DIN	GV0_DIN	GV1_DIN
	F6	LVDS0_CLK1	DSI0_CLK1	GV1_CLKP	GV0_CLKP	GV1_CLKP
	F7	LVDS0_CLK2	DSI0_CLK2	GV1_CLKN	GV0_CLKN	GV1_CLKN
	F8	LVDS0_D0	DSI0_D0	GV1_D0	GV0_D0	GV1_D0
	F9	LVDS0_D1	DSI0_D1	GV1_D1	GV0_D1	GV1_D1
	F10	LVDS0_D2	DSI0_D2	GV1_D2	GV0_D2	GV1_D2
Port1	A1	LVDS1_DP0	DSI1_DP0	GV1_DP0	GV0_DP0	GV1_DP0
	A2	LVDS1_DP1	DSI1_DP1	GV1_DP1	GV0_DP1	GV1_DP1
	A3	LVDS1_DP2	DSI1_DP2	GV1_DP2	GV0_DP2	GV1_DP2
	A4	LVDS1_DP3	DSI1_DP3	GV1_DP3	GV0_DP3	GV1_DP3
	A5	LVDS1_CLK0	DSI1_CLK0	GV1_DIN	GV0_DIN	GV1_DIN
	A6	LVDS1_CLK1	DSI1_CLK1	GV1_CLKP	GV0_CLKP	GV1_CLKP
	A7	LVDS1_CLK2	DSI1_CLK2	GV1_CLKN	GV0_CLKN	GV1_CLKN
	A8	LVDS1_D0	DSI1_D0	GV1_D0	GV0_D0	GV1_D0
	A9	LVDS1_D1	DSI1_D1	GV1_D1	GV0_D1	GV1_D1
	A10	LVDS1_D2	DSI1_D2	GV1_D2	GV0_D2	GV1_D2



 <b>Rockchip Electronics Co., Ltd</b> 瑞芯微电子	
<b>Project:</b>	<b>RK3568_AIoT_REF_SCH</b>
<b>File:</b>	<b>49.VI-HDMI1.4 RX(TO MIPICSI RX)</b>
<b>Date:</b>	<b>Wednesday, June 16, 2021</b>
<b>Rev:</b>	<b>V1.1</b>
<b>Designed by:</b>	<b>Zhangtz</b>
<b>Reviewed by:</b>	<b>Default</b>
<b>Sheet:</b>	<b>40 of 72</b>

HDMI2.0 TX





 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	50.VO-HDMI2.0 TX		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 41 of 72

## Single-MIPI0 LCM

>>> MIPI\_DSI\_TX0\_D0P/LVDS\_TX0\_D0P  
 >>> MIPI\_DSI\_TX0\_D0N/LVDS\_TX0\_D0N  
 >>> MIPI\_DSI\_TX0\_D1P/LVDS\_TX0\_D1P  
 >>> MIPI\_DSI\_TX0\_D1N/LVDS\_TX0\_D1N  
 >>> MIPI\_DSI\_TX0\_D2P/LVDS\_TX0\_D2P  
 >>> MIPI\_DSI\_TX0\_D2N/LVDS\_TX0\_D2N  
 >>> MIPI\_DSI\_TX0\_D3P/LVDS\_TX0\_D3P  
 >>> MIPI\_DSI\_TX0\_D3N/LVDS\_TX0\_D3N  
 >>> MIPI\_DSI\_TX0\_CLKP/LVDS\_TX0\_CLKP  
 >>> MIPI\_DSI\_TX0\_CLKN/LVDS\_TX0\_CLKN



>>> LCD0\_BL\_PWM4



## Single- MIPI1 LCM

>>> MIPI\_DSI\_TX1\_D0P  
 >>> MIPI\_DSI\_TX1\_D0N  
 >>> MIPI\_DSI\_TX1\_D1P  
 >>> MIPI\_DSI\_TX1\_D1N  
 >>> MIPI\_DSI\_TX1\_D2P  
 >>> MIPI\_DSI\_TX1\_D2N  
 >>> MIPI\_DSI\_TX1\_D3P  
 >>> MIPI\_DSI\_TX1\_D3N  
 >>> MIPI\_DSI\_TX1\_CLKP  
 >>> MIPI\_DSI\_TX1\_CLKN

>>> LCD1\_BL\_PWM5



<b>Rockchip</b> 瑞芯微电子 Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	S2.VO-LCM_MIPI_DSI_TX0/TX1		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	42	of 72	

# Dual-MIPI LCM

MIPI DSI TX0 D0P/LVDS TX0 D0P  
MIPI DSI TX0 D0N/LVDS TX0 D0N  
MIPI DSI TX0 D1P/LVDS TX0 D1P  
MIPI DSI TX0 D1N/LVDS TX0 D1N  
MIPI DSI TX0 D2P/LVDS TX0 D2P  
MIPI DSI TX0 D2N/LVDS TX0 D2N  
MIPI DSI TX0 D3P/LVDS TX0 D3P  
MIPI DSI TX0 D3N/LVDS TX0 D3N  
MIPI DSI TX0 CLKP/LVDS TX0 CLKP  
MIPI DSI TX0 CLKN/LVDS TX0 CLKN

MIPI DSI TX1 D0P  
MIPI DSI TX1 D0N

MIPI DSI TX1 D1P  
MIPI DSI TX1 D1N

MIPI DSI TX1 D2P  
MIPI DSI TX1 D2N







MIPI DSI TX1 D3P  
MIPI DSI TX1 D3N

MIPI DSI TX1 CLKP  
MIPI DSI TX1 CLKN

LCD0\_BL\_PWM4


LCD\_EN\_H\_GPIO3\_C6  
LCD\_RST\_L\_GPIO3\_C7

VCCIO6 Default:1.8v







Left and Right support redistribution

Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	53.VO-LCM_Dual MIPI_DSI TX		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	43 of 72



## Single-LVDS LCM




**Rockchip Confidential**

 <div> <div>Rockchip Electronics Co., Ltd</div> <div>瑞芯微电子</div> </div>			
Project:	RK3568_AIoT_REF_SCH		
File:	54.VO-LCM_LVDS_TX		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	44 of 72

Single-eDP LCM

- EDP\_TX\_D0P
- EDP\_TX\_D0N
- EDP\_TX\_D1P
- EDP\_TX\_D1N
- EDP\_TX\_D2P
- EDP\_TX\_D2N
- EDP\_TX\_D3P
- EDP\_TX\_D3N
- EDP\_TX\_AUXP
- EDP\_TX\_AUXN
- LCD0\_BL\_PWM4



Note:  
For EDP displays with edp1.2a or above,  
the bias resistors R5600 and R5601 of aux  
are not mounted.




<div><div>Rockchip</div><div>瑞芯微电子</div></div> <div>Rockchip Electronics Co., Ltd</div>			
Project:	RK3568_AIoT_REF_SCH		
File:	56.VO-LCM_eDP TX		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	45	of	72

# Touch Panel connector

>>I2C1\_SCL\_TP  
<<I2C1\_SDA\_TP  
>>TP\_INT\_L\_GPIO0\_B5  
>>TP\_RST\_L\_GPIO0\_B6





Default:RTD2166  
CH7517,IT6516:Can also support




**Rockchip Confidential**

# SDIO WIFI/BT MODULE


And Giga PHY0 Option




OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3	Option4
	a	b/g/n	ac	5GHz							
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71~3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71~3.6V	Yes	Yes	No	Yes
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.71~3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
RTL8189ETV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8~3.3V	No	No	No	No
RTL8723BS Module F23BDSM23-W2	No	Yes	No	No	4.0	Module Integrated	1.62~3.6V	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62~3.6V	No	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No	Yes
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No	No



Using RTL8189ETV/FTV modules, please notice  
WIFI REG ON is on pin12 or pin34, choose according to the actual condition.




Using RTL8189ETV/FTV modules, please notice  
WIFI REG ON is on pin12 or pin34, choose according to the actual condition.

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	60.WIFI/BT-SDMMC1_1T1R + UART		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangzid	Reviewed by:	Default
Sheet:	48		of 72


**Note:**  
Yes: option circuit be mounted  
No: option circuit not be mounted

# SDIO WIFI/BT MODULE-2T2R


And Giga PHY0 Option



**Note:**  
Adjusted the load capacitance according to the crystal specification.



Option1




**Note:**

According to the actual choice of mounted Cannot be mounted at the same time


Please choose IO voltage values according to the real mounted module and modify the corresponding software configuration.

If a board needs to be compatible with two voltage choices, recommended to enable BOM\_ID

**Note:**  
If an external RTC IC is required, it is recommended to use the output of the RTC IC




Option3




OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3
	a	b/g/n	ac	5GHz						
AP6398S	Yes	Yes	Yes	Yes	5.0	37.4MHz	1.71-3.6V	Yes	Yes	Yes
AP6356S	Yes	Yes	Yes	Yes	4.1	37.4MHz	1.71-3.6V	Yes	Yes	Yes
RTL8822BS Module	Yes	Yes	Yes	Yes	4.1	Module Integrated	1.71-3.6V	No	No	No

**Note:**  
Yes: option circuit be mounted  
No: option circuit not be mounted


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	62.WIFI/BT-SDMMC1_2T2R + UART		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	49	of	72

Rockchip Confidential




# PCIe WIFI6/BT MODULE-2T2R



**Note:**  
If ultra low standby power consumption is required, please contact RK to reallocate GPIO and Power



**Note:**  
Adjusted the load capacitance according to the crystal specification.



**Rockchip Confidential**




Rockchip Electronics Co., Ltd			
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	64.WIFI6/BT-PCIe_2T2R + UART		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	50	of	72






And SDIO WIFI Option

**Rockchip Confidential**











**Note:** According to the actual choice of mounted Cannot be mounted at the same time





# Giga PHY1

>>> GMAC1\_TXD0\_M1  
 >>> GMAC1\_TXD1\_M1  
 >>> GMAC1\_TXD2\_M1  
 >>> GMAC1\_TXD3\_M1  
 >>> GMAC1\_TXEN\_M1  
 >>> GMAC1\_RXCLK\_M1  
 >>> GMAC1\_RXD0\_M1  
 >>> GMAC1\_RXD1\_M1  
 >>> GMAC1\_RXD2\_M1  
 >>> GMAC1\_RXD3\_M1  
 >>> GMAC1\_RXDV\_CRS\_M1  
 >>> GMAC1\_RXCLK\_M1  
 >>> ETH1\_REFCLKO\_25M\_M1  
 >>> GMAC1\_MCLKINOUT\_M1  
 >>> GMAC1\_MCLKINOUT\_M1  
 >>> GMAC1\_MDC\_M1  
 >>> GMAC1\_RSTn\_GPIO3\_B0  
 >>> GMAC1\_INT/PMBE\_GPIO3\_A7



RGMI1 Power Source	CFG_EXT	CFG_LDO[1:0]	
External 3.3V	1'b1	2'b00	
External 1.8V	1'b1	2'b10	
Internal 1.8V(default)	1'b0	2'b10	






>>HPL\_OUT  
>>HP\_SNS  
>>HPR\_OUT  
  
<<HP\_DET\_L\_GPIO3\_C2  
  
<<MIC1\_INN  
  
<<SARADC\_VIN2\_HP\_HOOK


**Note:**

For Headphone design,  
HP\_SNS connect to GND near the Jack.



**Note:**

RK3568 is in sleep state.  
To support the insertion of  
HP interrupt wake-up,  
GPIO needs to be assigned to  
PMUIO0 or PMUIO1 or PMUIO2 domain




**Layout note:**

Place 0ohm resister close to GND pin  
of Headphone Jack ,  
at layout,HP\_SNS walks in the middle  
of HPL/HPR and acts as an accompanying  
line to avoid interference.

## Default Headphone Jack(3-pole with DET)

## Headphone Jack(4-pole with DET & MIC) Option



**Note:**

RK3568 is in sleep state.  
To support the insertion of  
HP interrupt wake-up,  
GPIO needs to be assigned to  
PMUIO0 or PMUIO1 or PMUIO2 domain

**Note:**

For Headphone design,  
HP\_SNS connect to GND near the Jack.

**Layout note:**

Place 0ohm resister close to GND pin  
of Headphone Jack ,  
at layout,HP\_SNS walks in the middle  
of HPL/HPR and acts as an accompanying  
line to avoid interference.



**Rockchip Confidential**


**Rockchip**  
瑞芯微电子

Rockchip Electronics Co., Ltd


<b>Project:</b>	RK3568_AIoT_REF_SCH		
<b>File:</b>	70.Audio-Headphone Port		
<b>Date:</b>	Wednesday, June 16, 2021	<b>Rev:</b>	V1.1
<b>Designed by:</b>	Zhangdz	<b>Reviewed by:</b>	Default
<b>Sheet:</b>	55	<b>of</b>	72

SPKN\_OUT  
SPKE\_OUT  
MIC1\_INP  
MIC1\_INN

## Default MIC for 3-pole Headphone Jack




## Option MIC for 4-pole Headphone Jack








## SPK

Note: 8ohm/1.3W  
Speaker Output



**Rockchip Confidential**


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	71.Audio-SingleMic+RK809_SPK		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 56 of 72



## Option1


### Loopback for Mono Speaker

(External ADC, better performance)



## RK809-5 SPK


Note: 8ohm/1.3W Speaker Output



## Option2


### Loopback for Mono Speaker

(Available while No MIC is connected to RK809-5)  
 (cost-effective)






## MicArray




VDDIO\_A00B0C 3.3V as default

### MIC1





VDDIO\_A00B0C

### MIC2




Equal spacing arrangement; according to mic algorithm




VDDIO\_A00B0C

### MIC3




VDDIO\_A00B0C

### MIC4




## Loopback for Dual Speakers



## Speaker Output

Note: 4ohm/3W




Layout note:



For NO Headphone design,  
HP\_SNS connect to GND near the PMIC.

## SATA3.0 Port0 Option

And USB3 OTG0 option, Can support SATA0+USB2 OTG0




### NOTES:

- 1:The SATA differential trace impedance is 100 OHM.
- The SATA trace length is less than 5 inch.
- 2:10nF close to connector

## SATA3.0 Port1 Option

And USB3 HOST1 option, Can support SATA1+USB2 HOST1




### NOTES:

- 1:The SATA differential trace impedance is 100 OHM.
- The SATA trace length is less than 5 inch.
- 2:10nF close to connector

## SATA3.0 Port2

And PCIe2.0 option





### NOTES:



- 1:The SATA differential trace impedance is 100 OHM.
- The SATA trace length is less than 5 inch.
- 2:10nF close to connector

## SATA Power

The current is estimated according to the actual number of SATA  
High power switching separate power supply is recommended for more than 2



Option





1 C8300  
100nF  
X5R  
10V  
C0402  
2  
DNP


>>>PCI30\_T0P  
 >>>PCI30\_T0M  
 >>>PCI30\_TK1P  
 >>>PCI30\_TK1M  
 >>>PCI30\_R0P  
 >>>PCI30\_R0M  
 >>>PCI30\_RK1P  
 >>>PCI30\_RK1M  
 >>>PCI302\_REFCLKP\_IN  
 >>>PCI302\_REFCLKM\_IN  
 >>>PCI302\_CLKREQM\_M1  
 >>>PCI302\_WAKEM\_M1  
 >>>PCI302\_PERST0\_M1  
 >>>PCI302\_PRNT\_1\_GPI02\_D7  
 >>>PCI302\_WAKEM\_M1  
 >>>PCI302\_PERST0\_M1  
 >>>PCI302\_PRNT\_1\_GPI02\_D7  
 >>>PCI302\_WAKEM\_M1  
 >>>PCI302\_PERST0\_M1  
 >>>PCI302\_PRNT\_1\_GPI02\_D7

PCI30X2\_CLKREQM\_M1 R8400 1 2 22R 5% PCI30X2\_CLKREQM\_M1  
 PCI30X2\_WAKEM\_M1 R8401 1 2 22R 5% PCI30X2\_WAKEM\_M1  
 PCI30X2\_PERST0\_M1 R8402 1 2 22R 5% PCI30X2\_PERST0\_M1  
 PCI30X2\_PRNT\_1\_GPI02\_D7 R8403 1 2 22R 5% PCI30X2\_PRNT\_1\_GPI02\_D7

## PCIe3.0 x 2Lanes (X 4Slot)










**Note:**  
 According to the actual choice of mounted  
 Cannot be mounted at the same time




If board target trace impedance is 50ohm  
 then R = 475ohm providing an IREF of 2.32 mA .  
 The output current ( IOH ) is 6 \* IREF .  
 6x2.32x50=696mV

VCC3V3_P16C_03	PI6C_03_S1	PI6C_03_S0	Out Freq
R8404 1 2 10K 5% R0402	0	1	100MHz
PI6C_03_S1 R8407 1 2 10K 5% R0402			
VCC3V3_P16C_03	PI6C_03_S1	PI6C_03_S0	Spread %
R8409 1 2 10K 5% R0402	0	0	No Spread
R8411 1 2 10K 5% R0402	0	1	-0.5
R8412 1 2 10K 5% R0402	1	0	-1.0
R8416 1 2 10K 5% R0402	1	1	No Spread







## PCIe3.0 x2 EP Mode-EDGE















**Rockchip Confidential**

**Rockchip Confidential**







**Rockchip**  
瑞芯微电子

Rockchip Electronics Co., Ltd

**Project:** RK3568\_AIoT\_REF\_SCH

**File:** 88.Ethernet-GEPHY\_SGMII

**Date:** Wednesday, June 16, 2021

**Designed by:** Zhangtz


**Reviewed by:** Default


**Rev:** V1.1

**Sheet:** 65 of 72




# IR Receiver




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	90.IR Receiver		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 67 of 72

UART2\_RX\_M0\_DEBUG  
UART2\_TX\_M0\_DEBUG

# Debug UART2



 瑞芯微电子		Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH				
File:	91.Debug UART				
Date:	Wednesday, June 16, 2021			Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	68 of 72

# Key Array

<< SARADC\_VIN0\_KEY/RECOVERY

<< SARADC\_VIN4  
<< SARADC\_VIN5  
<< SARADC\_VIN6  
<< SARADC\_VIN7

<< RESETn


>> RK809\_PWRON

## Note:


If there is no Key requirement,  
It is suggested to reserve a  
SW9200 Key to facilitate the  
development debug

## RECOVERY Key function:


If SARADC\_VIN0=0V  
at after power on and reset,  
then system will  
enter into loader mode.



## PowerOn/OFF\_Key




## Reset\_Key




## SARADC

Voltage range: 0V-1.8V




**Rockchip Confidential**

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	92.KEY Array/SARADC		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	69 of 72

>>Working\_LEDEN\_H\_GPIO0\_B7


<<SARADC\_VIN1\_HW\_ID

<<SARADC\_VIN3\_BOM\_ID




Working LED

## HW\_ID



SARADC_VIN1	Up Resistance	Down Resistance
HW_ID0	10K	DNP
HW_ID1	10K	110K
HW_ID2	20K	100K
HW_ID3	33K	100K
HW_ID4	18K	36K
HW_ID5	36K	51K
HW_ID6	51K	51K
HW_ID7	51K	36K
HW_ID8	36K	18K
HW_ID9	100K	33K
HW_ID10	100K	20K
HW_ID11	110K	10K
HW_ID12	DNP	10K


## BOM\_ID



SARADC_VIN3	Up Resistance	Down Resistance
BOM_ID0	10K	DNP
BOM_ID1	10K	110K
BOM_ID2	20K	100K
BOM_ID3	33K	100K
BOM_ID4	18K	36K
BOM_ID5	36K	51K
BOM_ID6	51K	51K
BOM_ID7	51K	36K
BOM_ID8	36K	18K
BOM_ID9	100K	33K
BOM_ID10	100K	20K
BOM_ID11	110K	10K
BOM_ID12	DNP	10K


UART9\_TX\_M1  
UART9\_RX\_M1  
UART4\_RX\_M1  
UART4\_TX\_M1  
UART3\_TX\_M1  
UART3\_RX\_M1  
UART7\_TX\_M1  
UART7\_RX\_M1  
RS485\_DIR\_GPIO3\_B5  
UART6\_TX\_M1  
UART6\_RX\_M1  
CAN0\_TX\_M1  
CAN0\_RX\_M1

## UART4\_M1




## UART3\_M1

Default, and GMAC0 RST/INT Option




## UART9\_M1

Default, and SATA\_LED0/1 Option




## UART7\_M1 To RS485




## UART6\_M1-Option

If no MicroSD Card function:




## CAN0\_M1-Option




If no MicroSD Card function:



Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	95.UART/RS485/CAN Port		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangtz	Reviewed by: Default	Sheet: 71 of 72





<div><div><div></div><div></div></div><div>Rockchip Electronics Co., Ltd</div></div>				
Project:	RK3568_AIoT_REF_SCH			
File:	99.Mark/Hole/Heatsink			
Date:	Wednesday, June 16, 2021		Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 72 of 72